Det verkar som att du har inaktiverat Javascript i din webbläsare. Vissa funktioner på den här sidan kommer inte att fungera, såvida du inte har loggat in.

Ser du något fel?

SWR-QII-SEPARATION

Name: Altera SWR-QII-SEPARATION
Brand: Altera
SKU: 989-SWRQIISEPARATION
Price: 46870 SEK
Availability: OutOfStock

Bilder är endast för referens
Se produktspecifikationer

Mouser nr:

989-SWRQIISEPARATION

Tillverk: Nr.:

SWR-QII-SEPARATION

Tillverk:

Altera

Beskrivning:

Utvecklingsprogramvara Quartus II Software Renewal - Renew the design separation feature for one year. Requires an active Quartus II subscription.

Datablad:

SWR-QII-SEPARATION Datablad (PDF)

Mer information

Lär dig mer om Altera SWR-QII-SEPARATION

Tillgänglighet

Lager:: Licensnycklar för programvara kommer att levereras via e-post.

Ange kvantitet:

Minst: 1 Flera: 1

Enhetspris:

-,-- kr

Ext. pris:

-,-- kr

Est. Pris:

Denna produkt levereras UTAN KOSTNAD

Prissättning (SEK)

Antal	Enhetspris	Ext. pris
	46.870,00 kr	46.870,00 kr

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Produktattribut	Attributvärde	Välj attribut
Tillverkare:	Altera
Produktkategori:	Utvecklingsprogramvara
RoHS-direktivet:
Produkt:	Software
För användning med:	Quartus II
Märke:	Altera
Beskrivning/funktion:	Design separation renewal
Produkttyp:	Development Software
Serie:	Quartus
Fabriksförpackningskvantitet:	1
Underkategori:	Embedded Solutions
Handelsnamn:	Quartus

Hittade produkter:

Markera minst en kryssruta för att visa liknande produkter

Markera minst en kryssruta ovan för att visa liknande produkter i denna kategori.

Attribut som valts: 0

Filtrera dokument:

Datablad

SWR-QII-SEPARATION Datablad (PDF)

TARIC:: 8523499000
CNHTS:: 8523499000
USHTS:: 8523494000
MXHTS:: 85234999
ECCN:: EAR99

SoC FPGA Family

Altera SoC FPGAs integrate an Arm-based hard processor system (HPS) consisting of processors, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone. The devices combine the performance and power savings of hard intellectual property (IP) with the flexibility of programmable logic. These user-customizable Arm-based SoC FPGAs are ideal for reducing system power, cost, and board size by integrating discrete processors and digital signal processing (DSP) functions into a single FPGA. They differentiate the end product with custom hardware and software and add support for virtually any interface standard or protocol in the FPGA.

Quartus® Prime Design Software

Altera Quartus^® Prime Design Software delivers improvements across the three key areas designers care about most performance, productivity, and usability. It supports the latest Agilex™ 7 and Agilex 5 FPGA and SoC families, ensuring a seamless development experience for cutting-edge applications. Coming in an upcoming release, support for the new Agilex 3 FPGAs and SoCs family and new MAX 10 FPGA package options that squeeze 485 I/Os into a 19 x 19mm² sized package. Fast compile times allow designers to accelerate FPGA development, with larger designs benefiting from even greater reductions. Enhanced compiler optimizations also significantly reduce peak virtual memory requirements, ensuring most FPGA designs compile within 64GB of memory.